FPGA technical questions

Discussion of technical issues -- FPGA/RTL/Verilog/VHDL. Offtopic is prohibited. Please use English. FYI: http://www.catb.org/esr/faqs/smart-questions.html